Quantcast
Channel: Digital I/O topics
Viewing all articles
Browse latest Browse all 2182

FPGA NI 9237 Load Cell Input

$
0
0
I'm trying to collect measurements from three load cells (Cooper LKCP 414-500 Load Cells) using an NI 9237 routed through a NI cRIO-9014. In the FPGA (included as a screenshot below), for the NI 9237, I have the excitation voltage set to 10 V, the data rate set to 25 kS/s, and the Enable Half-Bridge and Offset Cal set to false (I wasn't sure if the load cell was a full-bridge or half-bridge, so I was fiddling with the settings).
 
To connect to the 9237 we're using an RJ-50 cable spliced to the Load Cells. I have the excitation and signal I/O set up as shown in the second image attached below. 
 
When we excite the load cell and compress it, we can measure a change in the voltage output of the Load Cells using a DMM. But our output in the FPGA will oscillate until the load cell undergoes slight compression and the output will then rail, or the output will simply rail without any load being applied.
 
Any ideas why this railing might be occurring, and any suggestions of how I should proceed? Could it be the wiring of the RJ-50, or some code missing from the FPGA?
 
Thanks!

Viewing all articles
Browse latest Browse all 2182

Trending Articles



<script src="https://jsc.adskeeper.com/r/s/rssing.com.1596347.js" async> </script>