The high-level block diagram in the PXIe-657x training manual shows relays on the channels between the pin electronics and the VHDCI connector. I have a situation where two PXI resources have to access the same bond pad of a die at mutually exclusive periods and I am trying to determine the impedance of the DIO channel where leakage might occur.
